

COMING UP FOR WEEK #4

- Paper discussions will start week #4
- Review the following papers:
 - Emerging NVM: A Survey on Architectural Integration and Research Challenges
 - Memory that never forgets: emerging nonvolatile memory and the implication for architecture design
- Papers are now available on Canvas (see under week #4)
- You have been assigned to I or 4 groups (3 groups of 2, I group of 3)
- Expect different team assignments weekly
- I will also assign discussion leaders for the week
 - For Monday, I will be the discussion leader
 - Jiwon will be the scribe
- Anyone want to volunteer to be the scribe for Wednesday?
- Starting the 6^{th} or 7^{th} week of class, students will be able to choose papers to review









$$v(t) = V[1 - e^{\frac{-t}{RC}}]$$
$$i(t) = C\frac{dv(t)}{dt} = \frac{V}{R}e^{\frac{-t}{RC}}$$

DYNAMIC POWER DISSIPATIONVidVidVidUUUUUUDDUDUDUDUDUDUDUDUDUDUDDUDUDUDUDDUDDUDDDDDDDDDDDDDDDDDDD</





LEAKAGE (STATIC) POWER DISSIPATION

- Reducing V_{DD} reduces dynamic power dissipation
- BUT... reduced V_{DD} also means reduced performance
- Improve performance by reducing V_{th}
- BUT... reduced V_{th} means increased leakage current

$$I_{leakage} \approx I_0 e^{\frac{V_{GS} - V_{th}}{nVT}}$$

- 10 is a function of gate oxide, mobility, and size of device
- VT is the thermal voltage (26mV at T=300K)
- = Even when V_{GS} =0 V, leakage is non-zero. The closer V_{th} is to zero, the larger the leakage current at V_{GS} = 0 V.

SUMMARY: LEAKAGE POWER

- Leakage power as a fraction of the total power increases as clock frequency drops.
 - Turning supply off in unused parts can save power.
- For a gate it is a small fraction of the total power; it can be significant for very large circuits.
- Scaling down features requires lowering the threshold voltage, which increases leakage power
 - roughly doubles with each shrinking.





















EMERGING NON-VOLATILE MEMORIES

- DRAM and SRAM are charge-based memories
- Require energy to keep the stored value
- Both technologies struggle to keep up with today's memory requirements
- Can we do better? Look at emerging memory technologies (ReRAM, PCM, STT-RAM....)

EMERGING NVM DEVICE OPTIONS

- Emerging non-volatile memories (NVMs) often involve new mechanisms and/or materials
 - Ferroelectric dielectrics
 - Ferromagnetic metals
 - Carbon materials
- Switching mechanisms often extend beyond classical electronics
 - Quantum mechanical phenomenon
 - Ionic reactions
 - Phase transitions
 - Molecular reconfiguration
- Scalability is a main driver

33





34

SPIN-TRANSFER TORQUE MAGNETIC RAM (STT-RAM)

- Word Line MTJ Access Transistor Bit Line Sense Line
- Similar to DRAM, but storage device is connected to sense line
- Read: small voltage applied between sense and bit lines and small current is sensed. \rightarrow non-destructive, non-volatile
- Write: large current needed to change magnetic orientation of free layer → slow, high-power operation



- Non-volatility requires data retention for 10+ years
- Tested by applying several read cycles at high temperature (85C)
- After several write cycles the memory window (high-resistance to low-resistance ratio) degrades
- The device is eventually stuck in the LRS or HRS