# Stochastic Nanoscale Addressing for Logic

Eric Rachlin and John E. Savage Brown University Department of Computer Science Nanoarch 2010

# Nanowire Crossbar-based Architectures

Nanowire crossbar-based devices offer a promising nearterm path toward nanoscale computing.



Many <u>individual</u> NW-based devices have already been demonstrated, but incorporating these devices into <u>large-scale</u> architectures remains a key challenge.

#### Stochastic Assembly

- Today's architectures are <u>reliably produced</u> using top down photolithographic assembly. Scaling this approach to the nanoscale is <u>extremely challenging</u>.
- While bottom up assembly of nanoscale architectures appears more feasible, it implies <u>substantial variation</u> in device functionality, placement, and interconnect.
- By modeling device assembly probabilistically we can derive tight analytic bounds on the area required by various stochastically assembled nanoscale devices.
- Here we consider NW decoders for logic circuits.

# NW Addressing via NW Decoders

To impliment nanoscale architectures, we must gain control over individual NWs.

A **NW decoder** interfaces **N** NWs with **M mesoscale wires**.

In a NW decoder, **mesoscale contacts** place voltages across blocks of *N* NWs. Each MW then provides control over a <u>random subset</u> of the activated NWs.

The addressed NWs can supply inputs to a **NW crossbar**, a molecular device layer sandwiched by two sets of <u>parallel NWs</u>.



# Crossbar-based Memories

Perpendicular NWs provide control over molecular devices. This allows the crossbar to <u>act as a memory</u>

In a **write operation** a large voltage is used to set the conductivity of crosspoints.

In a **read operation** a smaller voltage is used to measure their conductivity.

Many NWs along each dimension must be <u>addressable</u>. It is acceptable to store the same bit at multiple crosspoints.



# Crossbar-based Logic

By addressing multiple NWs in one dimension of a crossbar memory, the <u>diode connections</u> along NWs in the other dimension perform **wired-ORs**.

This allows for programmable logic, although signal restoration is needed.

To this end, an **inversion operation** can be performed via stochastically placed field-effect transitors (FETs).



#### NW Decoder Requirements

- A set of NWs is addressed if all NWs in the set are on (e.g. conducting) while all other NWs are off.
- Decoders for Memories: In a crossbar memory with N NWs along each dimension, decoders that address <u>N<sub>A</sub> disjoint sets</u> of NWs provide control over (N<sub>A</sub>)<sup>2</sup> individually addressable storage locations.
- **Decoders for Logic:** In a circuit with  $N_A$  input bits, a decoder must address <u>all  $2^{N_A}$  subsets</u> of the  $N_A$  NWs.
- In a logic decoder N<sub>A</sub> out of N NWs must each be controlled by <u>a unique MW</u>.

# Modeling NW Decoders

In a NW decoder, each of the *M* MWs controls a <u>random subset</u> of the *N* NWs.

0000

During decoder assembly, *M*-bit codewords, *c*<sub>i</sub>, are <u>stochastically assigned</u> to NWs.

 $c_{ij} = 1$  if the *i*<sup>th</sup> NW is <u>controlled</u> (turned off) by the *j*<sup>th</sup> MW  $c_{ij} = 0$  if the *i*<sup>th</sup> NW is <u>unaffected</u> (left on) by the *j*<sup>th</sup> MW.  $c_{ij} = e$  if the *i*<sup>th</sup> NW is <u>partially controlled</u> by the *j*<sup>th</sup> MW.

A set of NWs is **addressable** if activating all MWs that <u>do not affect those NWs</u> reliably turns off <u>all other NWs</u>.

#### NW Decoders for Logic

 Codewords are assigned to NWs stochastically.
 For a given decoder, we model the distribution with which codewords are assigned.

0

 $\mathbf{O}$ 

- For logic decoders, we then <u>bound the number</u> of MWs, M, required for at least <u>N<sub>A</sub> NWs to be</u> <u>"fully addressable"</u> with probability 1 - ε.
- A set of N<sub>A</sub> NWs is **fully addressable** if <u>all 2<sup>N<sub>A</sub></sub> subsets</u> of the NWs can be addressed. This implies that <u>each of the N<sub>A</sub> NWs is controlled by a unique MW</u>.
  </u></sup>

#### Encoded NW Decoders

- NWs can be grown with sequences of <u>lightly</u> and heavily doped regions along their axis.
- To produce an encoded NW decoder, many copies of <u>differently encoded NWs</u> are grown and collected in a single <u>large ensemble</u>.
- A <u>random subset</u> of these NWs is deposited onto a chip. This assigns each NW one of C codewords independently at random.
- For memories, such decoders only need close to log N MWs. <u>Axial misalignment</u> is a concern and may cause codeword errors.

#### Upper bounding M

- In a logic decoder, NWs can be encoded such that each NW is controlled by <u>one MW</u>.
- We bound <u>M x N</u> such that there exists a set of <u>N<sub>A</sub> MWs</u>, each of which <u>controls a distinct</u> <u>NW</u> with probability 1 - ε.
- We consider the case where <u>M = N = βNA</u>, and model the decoder assembly as a "coupon collectors problem".
- Here each of N NW "collects" one of N MWs independently at random. We bound N such that N<sub>A</sub> MWs are collected with prob. 1 - ε

#### Upper bounding M

- In a logic decoder, NWs can be encoded such that each NW is controlled by <u>one MW</u>.
- We bound <u>M x N</u> such that there exists a set of <u>N<sub>A</sub> MWs</u>, each of which <u>controls a distinct</u> <u>NW</u> with probability 1 ε.
- We consider the case where <u>M = N = βNA</u>, and model the decoder assembly as a "coupon collectors problem".
- Here each of N NW "collects" one of N MWs independently at random. We bound N such that N<sub>A</sub> MWs are collected with prob. 1 ε

# Upper bounding M

Once <u>*i* MWs</u> are collected, the probability an aligned NW collects <u>a new MW</u> is  $p_i = (C - i)/C$ .

The <u>expected number</u> of aligned NWs needed to collect  $N_A = N/\beta$  MWs can be expressed as

 $1/(p_0) + ... + 1/(p_{N/\beta - 1}) \approx -N \ln(1 - 1/\beta)$ 

We can also show that for any  $\epsilon$ , if  $N_A$  is sufficiently large, then  $N_A$  MWs are collected with probability 1 -  $\epsilon$  when

$$\beta = p_s^{-1}(2 - \sqrt{2})^{-1}$$

and each NW is aligned with probability  $p_{s.}$ 

# Randomized-Contact Decoders (RCDs)

- Encoded NWs are challenging to make. As an alternative, we consider RCDs.
- An RCD refers to <u>any NW decoder</u> where NW/MW junctions can be modeled as <u>i.i.d.</u> <u>random variables</u>. For each variable, *c<sub>ij</sub>*

 $P(C_{ij} = 1) = p, P(C_{ij} = 0) = q, P(C_{ij} = e) = 1 - p - q$ 

- This more general model of decoder manufacture explicitly accounts for errors.
- When  $p = \alpha/N$ , q = 1 1/N, our previous upper bound applies with  $p_s \approx \alpha e^{-1}$ .

# Lower Bounding M

- When  $M = N = \beta N_A$ , we have upper bounded  $\beta$  for stochastically assembled NW logic decoders. We can also obtain an information theoretic lower bound on  $\beta$ .
- When a decoder is stochastically assembled, it is given a random configuration of codewords, C. The <u>entropy</u> of this configuration, h(C), is easy to compute.
- A "successful" configuration contains a subset of N<sub>A</sub> NWs, S<sub>N</sub>, <u>uniquely coupled</u> to a set of N<sub>A</sub> MWs, S<sub>M</sub>.
- Let **S** denote the subset of **C** that describes the  $N_A^2$  crosspoints of **S**<sub>N</sub> and **S**<sub>M</sub>.

# Lower Bounding M

**S** ⊂ **C** is defined by **S**<sub>N</sub>, **S**<sub>M</sub>, and an <u>ordering</u>, π, of NWs in **S**<sub>N</sub>. The <u>entropy of **S**</u> is  $h(S) \le h(S_N) + h(S_M) + h(\pi)$ .

Let  $h(\mathbf{C}-\mathbf{S}|\mathbf{S})$  denote the entropy of the  $N^2 - N_A^2$  additional junction of  $\mathbf{C}$  given  $\mathbf{S}$ . If  $\mathbf{C}$  "succeeds" with probability  $1-\epsilon$ 

 $(1-\varepsilon)h(\mathbf{C}) \le h(\mathbf{S}) + h(\mathbf{C}-\mathbf{S}|\mathbf{S})$ 

**Error-free RCDs**:  $h(\mathbf{C}) = N^2 h(p)$ ,  $h(\mathbf{C}-\mathbf{S}|\mathbf{S}) \ge (N^2 - N_A^2) h(p^*)$ where  $h(p) = N^2 (p \log_2 p - q \log_2 q)$  and  $p \le p^* \le p \mathbf{\beta} (1 - \mathbf{\beta}^2)$ .

 $(1-\epsilon) N^2 h(p) \le h(\mathbf{S}_N) + h(\mathbf{S}_M) + h(\mathbf{\pi}) + (N^2 - N_A^2)h(p^*)$ 

Here  $h(S_N) = h(S_M) = \log_2(N \text{ choose } N_A)$ ,  $h(\pi) = \log_2(N_A!)$ . Considering p in terms of  $1/N = 1/\beta N_A$  reveals  $\beta \ge 1.25$ 

# Conclusions

- By probabilistically modeling the assembly of nanoscale structures, manufacturing errors can be accounted for, and tight analytic bounds on area can be obtained
- For RCD and encoded NW decoders, for both memories and circuits, <u>stochastic assembly</u> introduces only <u>a small constant factor overhead</u>.
- Entropy-based lower bounds offer a general technique for bounding the overhead required to reliably obtain functional <u>stochastically assembled structures</u>.